

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.:

10/798,475

Filing Date:

March 10, 2004

Confirmation No.:

Unassigned

First Named Inventor:

Yi Ding

Assignee:

ProMOS Technologies, Inc.

Examiner:

Unassigned

Art Unit:

Unassigned

Attorney Docket No.:

M-15296 US

San Jose, California April 16, 2004

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR § 1.97(b)

Dear Sir:

Pursuant to 37 CFR § 1.56, § 1.97 and § 1.98, the documents listed on the accompanying form PTO-1449 are called to the attention of the Examiner for the above patent application. Copies of these documents are enclosed except for United States Patents and United States Published Patent Applications.

Citation of these documents shall not be construed as:

- 1. an admission that the documents are necessarily prior art with respect to the instant invention;
- 2. a representation that a search has been made, other than as described above; or
- 3. an admission that the information cited herein is, or is considered to be material to patentability as defined in § 1.56(b).

No fee is believed to be required. If a fee is required for this Information Disclosure Statement, please charge the fee to Deposit Account No. 50-2257. This paper is being submitted in duplicate.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 16, 2004.

Attorney for Applicant(s)

Date of Signature

Respectfully submitted,

Michael Shenker Patent Attorney

Reg. No. 34,250

Telephone: (408) 392-9250

Law Offices Of MacPherson Kwok Chen & Heid LLP 1762 Technology Drive, Suite 226

Michael Sherker

San Jose, CA 95110

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.			Serial No.	
				M-15297 US			10/797,972	
AFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)				
(Use several sheets if necessary)				Yi Ding				
APR 2 0 2004				Filing Date			Group	
						ch 10, 200	Unassigned	
			U.S. I	Patent Documents				
*Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate
	AA	5,402,371	28 Mar. 1995	Ono				
	AB	5,856,943	5 Jan. 1999	Jenq				
	AC	5,901,084	4 May 1999	Ohnakado				
	AD	6,057,575	2 May 2000	Jenq				
	AE	6,130,129	10 Oct. 2000	Chen				
	AF	6,134,144	17 Oct. 2000	Lin et al.				
	AG	6,171,909	9 Jan. 2001	Ding et al.				
	AH	6,200,856	13 Mar. 2001	Chen			·	
	AI	6,261,856	17 Jul. 2001	Chang et al.				
	AJ	6,266,278	24 Jul. 2001	Harari et al.				
	AK	6,326,661	4 Dec. 2001	Dormans et al.				
	AL	6,355,524	12 Mar. 2002	Tuan et al.				
	AM	6,365,457	2 Apr. 2002	Choi				
	AN	6,414,872	2 Jul. 2002	Bergemont et al.				
	AO	6,420,231	16 Jul. 2002	Harari et al.				
	AP	6,437,360	20 Aug. 2002	Cho et al.				
	AQ	6,438,036	20 Aug. 2002	Seki et al.				
	AR	6,486,023	26 Noc. 2002	Nagata				
	AS	6,518,618	11 Feb. 2003	Fazio et al.			<u> </u>	
	AT	6,541,324	1 Apr. 2003	Wang				
	AU	6,541,829	1 Apr. 2003	Nishinohara et al				
	AV	2002/0064071 A1	30 May 2002	Takahashi et al.				
	AW	2002/0197888 A1	26 Dec. 2002	Huang et al.				
	AX	2003/0218908 A1	27 Nov. 2003	Park et al.				
	AY	2004/0004863 A1	8 Jan. 2004	Wang				
Examiner			Date Considere	d	•	•		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

Sheet 2 of 3

		•		Sheet 2			
.S. Departn	ent of Co	mmerce, Patent and Trademark Office	Atty Docket No.	Serial No.			
			M-15297 US	10/797,972			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			Applicant(s)	Applicant(s)			
(Use several sheets if necessary)			Yi Ding				
			Filing Date	Group			
			March 10, 2004	Unassigned			
		OTHER ART (Including Author, Title, Date	e, Pertinent Pages, Etc.)				
	AZ	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Nov Structure With Source-Side Injection," 1986 IEEE,		ramming EPROM			
	BA	Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High- Density and High Performance Device," 1985 IEEE, 635-638.					
	BB	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.					
-	ВС	Mih, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.					
	BD	Ma, Yale et al., "A Dual-Bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single Vcc High Density Flash Memories," 1994 IEEE, 3.5.1-3.5.4.					
	BE	Spinelli, Alessandro S., "Quantum-Mechanical 2D S MOS,"2000 International Conference on Simulation 2000, Seattle, WA September 6-8, 2000	Simulation of Surface-and B of Semiconductor Processe	turied-Channel p- es and Devices: SISPAD			
	BF	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell Technology Scalabe to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4					
	BG	Bergemont, A. et al. "NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLAS EEPROM and its Implementation in a 0.5 um Process," 1993 IEEE 2.2.1-2.2.4					
	ВН	Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.					
	BI	United States Patent Application No. 10/440,466, entitled "Fabrication Of Conductive Gates For Nonvolatile Memories From Layers With Protruding Portions," Filed on May 16, 2003; Attorney Docket No.: M-12979 US.					
	ВЈ	United States Patent Application No. 10/440,005, entitled "Fabrication of Dielectric On A Gate Surface To Insulate The Gate From Another Element Of An Integrated Circuit," Filed on May 16, 2003; Attorney Docket No.: M-15203 US.					
1470	BK	United States Patent Application No. 10/440,508, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates," Filed on May 16, 2003; Attorney Docket No.: M 15204 US.					
	BL	United States Patent Application No. 10/440,500, entitled "Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Having Self-Aligned Edges," Filed on May 16, 2003; Attorney Docket No.: M-15205 US.					
	ВМ	United States Patent Application No. 10/393,212, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on March 19, 2003; Attorney Docket No.: M-12902 US.					
aminer		Date Considered					

				•			0110	eet 3	
J.S. Departm	ent of Co	mmerce, Patent and	Trademark Office	_	Atty Docket N	lo.	Serial No.		
					M-15297 US		10/797,972		
INFOR	MATION	DISCLOSURE ST	ATEMENT BY A	PPLICANT	CANT Applicant(s)				
(Use several sheets			if necessary)		Yi Ding				
-		-			Filing Date		Group		
					March 10, 200)4	Unassigned		
		OTHER A	ART (Including Aut	hor, Title, Date, P	ertinent Pages, E	tc.)	· - -		
•	BN		ent Application No. rd Protrusion," File					; Gat	
	ВО	United States Patent Application No. 10/393,202, entitled "Fabrication of Integrated Circuit Elem Structures With Protruding Features," Filed on March 19, 2003; Attorney Docket No.: M-15151							
	BP	United States Patent Application No. 10/631,941, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate," Filed on July 30, 2003; Attorney Docket No.: M-15171 US.							
	BQ	United States Patent Application No. 10/632,155, entitled "Nonvolatile Memory Cells With Buried Channel Transistors," Filed on July 30, 2003; Attorney Docket No.: M-15222 US.							
	BR	Each Cell Has Tw US.	ent Application No. vo Conductive Float	ting Gates," Filed	on July 30, 2003	; Attorney Doo	ket No.: M-	-1522	
	BS	United States Patent Application No. 10/631,452, entitled "Fabrication Of Dielectric For A Nonvolatile Memory Cell Having Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15229 US.							
	BT United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Die Memories In Which A Memory Cell Has Mutiple Floating Gates," Filed on July 30 Docket No.: M-15230 US.								
	BU United States Patent Application No. 10/632,186, entitled "Nonvolatile Memory Cell V Floating Gates Formed After The Select Gate And Having Upward Protrusions," Filed Attorney Docket No.: M-15241 US.								
	BV	United States Patent Application No. 10/631,552, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on July 30, 2003; Attorney Docket No.: M-12902-1P US.							
-	BW	Shirota, Riichiro ' February 2000, N	Shirota, Riichiro "A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend," February 2000, Nonvolatile Memory Workshop in Monterey, California, pages 22-31.						
	BX	Interconnecting F Provided By Cond Columns Are Spa	ent Application No. irst Conductive Gat ductive Gate Lines, ced From Each Oth No.: M-15297 US.	es In Nonvolatile I Wherein The Adja	Memories Havin scent Conductive	g Second Cone Gate Lines Fe	ductive Gates or The Adjac	ent	
			Foreign P	atent Documents					
							Trai	nslat	
		Document	Date	Country	Class	Subclass	Yes]	
	BY	EP 0 938 098 A2	25 Aug. 1999	Europe				\top	
			Date Considered						